发明名称 |
Open bit line memory devices and operational method. |
摘要 |
<p>An open bit line memory device and operational method are provided having performance characteristics commensurate with those of folded bit line architecture. The memory device includes a plurality of memory cells in open bit line configuration, at least some of which are interconnected by a bit line. A sense amplifier unit is coupled to the bit line for sensing a developing signal thereon during a predefined bit line signal development interval. The amplifier sets to one of two logical states during a subsequent setting interval. An electrical isolator is employed to decouple the bit line from the sense amplifier during the setting interval so that signal variations on the bit line do not effect the amplifier. Each bit line also has an associated reference voltage line, and the electrical isolator isolates both the bit line and the associated reference voltage line from the sense amplifier during amplifier's setting period. <IMAGE></p> |
申请公布号 |
EP0570708(A2) |
申请公布日期 |
1993.11.24 |
申请号 |
EP19930106490 |
申请日期 |
1993.04.21 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
DHONG, SANG HOO;SPROGIS, EDMUND JURIS |
分类号 |
G11C11/401;G11C7/06;G11C7/18;G11C11/4091;H01L21/8242;H01L27/10;H01L27/108;(IPC1-7):G11C7/00 |
主分类号 |
G11C11/401 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|