发明名称 |
Method and circuit for two-dimensional discrete cosine transform |
摘要 |
A fast parallel 2-D discrete casing transform, DCT, device capable of performing a fast 2-D DCT by significantly reducing the number of multiplications during the implementation of the 2-D DCT. NxN 2-D input data is re-arranged into N groups so as to be the same as the kernel of a cosine function in order to transform a multiplying form of the cosine function (as the kernel of a 2-D DCT) into a summation form. Then, the first summations and first subtractions are carried out on the re-arranged data, thereby generating first computed data. Then, N 1-D DCT's are carried out on the first computed data. Finally, the 2-D DCT data is generated by carrying out a shifting process after performing additions and subtractions on the 1-D DCT data in log2N stages.
|
申请公布号 |
US5257213(A) |
申请公布日期 |
1993.10.26 |
申请号 |
US19910707859 |
申请日期 |
1991.05.30 |
申请人 |
SAMSUNG ELECTRONICS CO., LTD. |
发明人 |
KIM, GYE-JONG;LEE, SANG-YOOK;CHO, NAM-IK |
分类号 |
G06F17/14;(IPC1-7):G06F7/38 |
主分类号 |
G06F17/14 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|