发明名称 FLOATING POINT ARITHMETIC UNIT
摘要 PURPOSE:To provide the floating point arithmetic unit which can execute complicated function arithmetic deciding the number of valid digits at high speed. CONSTITUTION:The mantissa part of floating point data is inputted to a mantissa register 1, and the exponent part is inputted to an exponent register 2. A floating point position instructor 4 detects the position of a floating point from the contents of the exponent register 2 and based on that position, a floating point position corrector 3 shifts the contents of the mantissa register 1 and generates fixed point data. Corresponding to the fixed floating point data, a mantissa arithmetic unit 5 executes the operation processing. Thus, high-speed operation is realized by omitting the exponent operation processing required for the conventional floating point operation.
申请公布号 JPH05274116(A) 申请公布日期 1993.10.22
申请号 JP19920067967 申请日期 1992.03.26
申请人 发明人
分类号 G06F7/00;G06F7/485;G06F7/50;G06F7/76 主分类号 G06F7/00
代理机构 代理人
主权项
地址