ADDER CIRCUIT AND N-BIT ADDER USING THE ADDER CIRCUIT,申请号JP19920063855-传众专利搜索

首页产品黄页商标征信

会员服务注册登录

法人/股东/高管

发明名称	ADDER CIRCUIT AND N-BIT ADDER USING THE ADDER CIRCUIT
摘要
申请公布号	JPH05265712(A)	申请公布日期	1993.10.15
申请号	JP19920063855	申请日期	1992.03.19
申请人		发明人
分类号	G06F7/507;G06F7/50;(IPC1-7):G06F7/50	主分类号	G06F7/507
代理机构		代理人
主权项
地址

您可能感兴趣的专利

EXTRUSION AND FREEZE-DRYING METHOD FOR PREPARING PARTICLES CONTAINING AN ACTIVE INGREDIENT

METHOD FOR IMPROVING FILTER EFFICIENCY

ACTIVE FILTERS FOR INTEGRATED CLEANUP OF GAS STREAMS

DETERGENT MIXTURES

LUBRICANT AND MAGNETIC RECORDING MEDIUM CONTAINING THE SAME

POLYCOCONDENSATES OF ASPARTIC ACID, METHODS OF PRODUCING THEM AND THEIR USE

INHIBITION OF SELECTED TUMOR GROWTH WITH RECOMBINANT VIRAL VECTORS

PROCESS AND PLANT FOR THE REGENERATION OF LUBRICATING OILS

ADIPOCYTE DIFFERENTIATION INHIBITOR PEPTIDE AND ADIPOCYTE DIFFERENTIATION INHIBITOR CONTAINING SAID PEPTIDE AS ACTIVE INGREDIENT

REMOVAL OF BORONIC ACID PROTECTING GROUPS BY TRANSESTERIFICATION

ANTISENSE MOLECULES DIRECTED AGAINST A TENASCIN GENE

ETHYLENE-PROPYLENE COPOLYMER AND METHOD FOR MANUFACTURING THE SAME

Universal TV interface for switched or broadcast video distribution (and related method)

Pulse absorber.

Verfahren zur Herstellung einer Sicherheitsscheibe und das so erhaltene Produkt.

VENTIL ZUM STEUEREN DER VERBINDUNG ZU EINER ABZWEIGLEITUNG.

Oiling frame for synthetic-fibre machines

Faservliesartikel mit niedriger Warendichte für Oberflächenbehandlung.

Verfahren und Vorrichtung zur Markierung und Spaltung von monokristallinen halbleitenden Plättchen.

Puumassakuituja ja/tai puumassakuitujen kaltaisia kuituja sisältäviä kuvioituja spunlaced-kankaita