发明名称 Address translation apparatus having a memory access privilege check capability data which uses mask data to select bit positions of priviledge
摘要 An address translation apparatus which includes a memory for storing a plurality of physical addresses, and a content addressable memory unit which stores a plurality of signal pairs that correspond to the plurality of physical addresses, each of the signal paris includes a logical address that corresponds to one of the plurality of physical addresses and memory protection level data that indicates a memory protection level allocated to a memory position of the one of the physical addresses. The content addressable memory unit includes apparatus for searching a signal pair that has a logical address in coincident with a logical address being subjected to address translation and comparing memory protection level data to comparative data at a bit position which is indicated to be the bit position to be searched by mask data, in response to the logical address translation. The mask data instructs whether the bits of the stored memory protection level data are to be searched, wherein mask data is determined depending upon a memory access privilege level allocated to a program that requests address translation, and whether comparative data are to be compared with the stored memory protection level data. The content addressable memory further includes apparatus for instructing the memory to produce a physical address that corresponds to the detected signal pair.
申请公布号 US5249276(A) 申请公布日期 1993.09.28
申请号 US19880208493 申请日期 1988.06.20
申请人 HITACHI, LTD.;HITACHI MICRO COMPUTER ENGINEERING LTD. 发明人 HONMURA, TETSURO;TAKAGI, KATSUAKI;KAWASAKI, SHUNPEI;AMANO, NOBUTAKA;OOE, KIMIO
分类号 G06F12/10 主分类号 G06F12/10
代理机构 代理人
主权项
地址