发明名称 Floating gate non-volatile memory with blocks and memory refresh
摘要 A non-volatile memory device is described. The memory device includes a first block and a second block. The first block includes a first memory cell having a drain region, a source region, a floating gate, and a control gate. A first word line is coupled to the control gate of the first memory cell. The second block includes a second memory cell having a drain region, a source region, a floating gate, and a control gate. A second word line is coupled to the control gate of the second memory cell. A bit line is coupled to the drain region of the first and the second memory cell. A refresh control means performs a refresh operation on one of the first and second memory cell. A sensing means is coupled to the bit line, and has a first reference potential and a second reference potential for detecting a voltage state of the first and second memory cell during the refresh operation. When the voltage state is detected to fall between the first reference potential and the second reference potential, the sensing means generates a refresh signal to the refresh control means. When the refresh control means receives the refresh signal from the sensing means, the voltage state is raised above the second reference potential. A method of refreshing the non-volatile device is also described.
申请公布号 US5239505(A) 申请公布日期 1993.08.24
申请号 US19900635308 申请日期 1990.12.28
申请人 INTEL CORPORATION 发明人 FAZIO, ALBERT;ATWOOD, GREGORY E.;MIELKE, NEAL R.
分类号 G11C16/28;G11C16/34 主分类号 G11C16/28
代理机构 代理人
主权项
地址