发明名称 MANUFACTURE OF SEMICONDUCTOR DEVICE
摘要 PURPOSE:To enhance the alignment accuracy of patterns without increasing the occupied area of a mark region for alignment use and without dropping a throughput regarding the alignment method of the patterns in a lithographic process. CONSTITUTION:A plurality of layers of patterns including an A-layer, a B-layer and a C-layer in this order are overlapped and formed on a substrate. At this time, A-layer marks 2 are formed inside a mark region 1C when the A-layer is patterned, an alignment operation is performed by referring to the A-layer marks 2 when the B-layer is patterned, B-layer marks 3 are formed in parallel with the A-layer marks 2 inside the same mark region 1C as the A-layer marks 2, and an alignment operation is performed by referring to both the A-layer marks 2 and the B-layer marks 3 when the C-layer is patterned.
申请公布号 JPH05190411(A) 申请公布日期 1993.07.30
申请号 JP19920006100 申请日期 1992.01.17
申请人 FUJITSU LTD 发明人 SHIRAI HISATSUGU
分类号 G03F9/00;H01L21/027 主分类号 G03F9/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利