| 摘要 |
A time measuring device for an analog clock IC with asymmetric outputs for operating a stepping motor comprises comparators to receive the output from the analog clock IC and perform level transformation by comparing with a standard voltage, a counter 1 for the outputs changed by the comparators through an exclusive logic gate, a counter 2 for the outputs through both an exclusive logic gate and a reversing gate, a confirmation part 1 for the output from the counter 1, and a confirmation part 2 for the output from the counter 2. This time measuring device creates a margin related to accuracy of time measuring, and decreases the cost needed in a function test.
|
