摘要 |
A display device controller with improved read performance comprises video memory, a video display control unit, video processing logic, a write buffer and a read buffer. The write buffer and read buffer are coupled between a CPU and the video memory for transferring information between the CPU and video memory. In the preferred embodiment, the read buffer further comprises an address latch, a control circuit, a first buffer, a second buffer, a multiplexer and a counter. The control circuit stores addresses in the address latch, reads video memory, and stores the data in the first and second buffers. The control circuit determines the output to the CPU by controlling the multiplexer. The control circuit is also responsive to the counter and the read buffer is partially disabled if the miss rate is a high to reduce the negative consequences of the additional information read by the control circuit.
|