摘要 |
A shift count confirmation shift register capable of receiving and storing logic values and sequentially providing representations thereof at the storage register output, as well as providing a shift complete signal at a confirmation signal output upon the completion of the shifting of these logic states stored therein.
|