摘要 |
Various Huffman decoder architectures are presented. By these decoder architectures, more than one codeword in a stream of Huffman-coded data units may be decoded into more than one token in a single decoding operation on average. An efficient memory organization which is useful in many of these decoder architectures is also presented. |