| 摘要 |
<p>A gate array placement row includes three or more transistor rows, with each transistor row containing multiple transistors all of a given type while alternate transistor rows contain transistors of opposite types. Each transistor row is five or more routing tracks high in the column direction.</p> |
