发明名称 PLACEMENT CORRECTION SYSTEM
摘要 <p>PURPOSE:To sensitively and easily obtain the linear length and delay value of a connected wiring between a block to be moved and the other connected block. CONSTITUTION:A placement information display means 2 displays the placement information of blocks, a block placement correcting means 5 designates the block to be moved from among the displayed blocks, and corrects the placement, a connection information display means 3 displays a rats net indicating a connected relation between the block to be moved and the other connected block, linear length and a delay value calculating means 6 successively calculates the linear length and delay value of the connected wiring between the block to be moved and the other connected block, a linear length and delay value display means 4 displays the calculated linear length and delay value in a table form, and a graph display means 7 displays the calculated linear length and delay value as a graph.</p>
申请公布号 JPH05128209(A) 申请公布日期 1993.05.25
申请号 JP19910319804 申请日期 1991.11.07
申请人 NEC CORP 发明人 UEJIMA SHINJI
分类号 G06F3/153;G06F3/048;G06F3/14;G06F17/50;H01L21/82 主分类号 G06F3/153
代理机构 代理人
主权项
地址