发明名称 MICROPROCESSOR
摘要 <p>PURPOSE:To enable a processing without making a read operation wait even if reading is executed in the same address before writing is terminated by always comparing the address of data in a FIFO buffer with the address at the time of reading data and directly outputting data corresponding to the coincident address. CONSTITUTION:A microprocessor 1 consists of CPU 2, a read buffer 3, a selector 4, FIFO 5 including buffers 6-13 and comparators 14-17 in accordance with a main memory 18. When a read operation to CPU 2 occurs in the same address as the address of data in FIFO 5, reading for the main memory 18 is stopped by the coincidence signal outputted by the comparators 14-17 corresponding to the buffers 6-13, and the data in FIFO 5 is directly outputted through the switching operation of the selector 4 selecting the read data. Then, the data in FIFO 5 is written into the main memory 18 and the data is altered.</p>
申请公布号 JPH05100819(A) 申请公布日期 1993.04.23
申请号 JP19910260195 申请日期 1991.10.08
申请人 NEC IC MICROCOMPUT SYST LTD 发明人 HAYASHI TAKEHIKO
分类号 G06F5/06;G06F12/08;G06F15/78;G11C7/00 主分类号 G06F5/06
代理机构 代理人
主权项
地址