| 摘要 |
<p>A controller for a First in First out memory (100) comprises detector logic (200) for detecting any difference between the number of addresses in the memory (100) into which data is written and the number of addresses in the memory (100) from which data is read. Comparator logic (220) connected to the detector logic (200) generates a request data transfer signal in response to said difference becoming greater than or equal to a threshold. Threshold select logic (310,320) connected to the comparator logic (220) is responsive to data having first and second portions being written to the memory (100). The threshold select logic (310,320) sets the threshold to a first value when the first portion is being written and sets the threshold to a second value, greater than the first value, when the second portion is being written. Because different thresholds are assoicated with the portions, data, such as a digitised video signal having active line portions separated by control portions for example, can be transferred via the FIFO from one system to another more efficiently in terms of communication bandwidth usage. <IMAGE></p> |
