SEMICONDUCTOR DEVICE HAVING DIFFERENT IMPURITY CONCENTRATION WELLS

摘要

A semiconductor device comprises an N-type semiconductor substrate (301), a first P-type well (P-well-1) formed in the semiconductor substrate (301), a second P-type well (P-well-2) formed adjacent to the first P-type well (P-well-1) in the semiconductor substrate (301), the surface impurity concentration (P) of the second P-type well (P-well-2) being set lower than that (P<+><+>) of the first P-type well (P-well-1), a DRAM memory cell structure (311, 312) formed in the first P-type well (P-well-1), and an MOS transistor structure formed in the second P-type well (P-well-2) to function in combination with the memory cell structure.