发明名称 Method and apparatus for avoiding processor dead lock in a multiprocessor system.
摘要 <p>A multiprocessor system includes a number of system processors which tightly couple to a system bus to share a main or system memory and a number of on-board memory processors which also are tightly coupled to the system bus. Each processor has a high performance microprocessor which tightly couples to an on-board or local memory through the microprocessor's local bus. System memory is accessible using a memory lock protocol while the local memory is accessible through a bus lock protocol. Each on-board memory processor includes a lock mechanism which enables the processing of memory lock commands directed to its local memory received via the system bus from any other processor and for issuing memory lock commands to system memory. &lt;IMAGE&gt;</p>
申请公布号 EP0535696(A2) 申请公布日期 1993.04.07
申请号 EP19920116895 申请日期 1992.10.02
申请人 BULL HN INFORMATION SYSTEMS INC. 发明人 JOYCE, THOMAS F.;KEELEY, JAMES W.
分类号 G06F9/46;G06F15/167;(IPC1-7):G06F15/16 主分类号 G06F9/46
代理机构 代理人
主权项
地址