摘要 |
A table cloth matrix of EPROM memory cells comprises a semiconductor substrate, parallel source lines and drain lines, floating gate areas interposed in a checkerboard pattern between the source lines and the drain lines and control gate lines, parallel to one another and perpendicular to the source lines and to the drain lines. There are obtained in the semiconductor substrate extensive oxide areas, with which the floating gates are in contact by means of their asymmetrical lateral fin.
|