发明名称 Integrated circuit placement method using netlist and predetermined ordering constraints to produce a human readable integrated circuit schematic diagram
摘要 A method is disclosed for determining the placement of circuit elements in an integrated circuit where the circuit elements are initially represented by a netlist. The method preferably includes the steps of providing predetermined ordering constraints that indicate the preferred relative locations of the circuit elements that are represented in the netlist, partitioning the circuit elements from the netlist in accordance with a predetermined balancing criterion; determining the value of a cost function associated with the partitioning steps, and selecting a particular partition based upon the value of the cost function.
申请公布号 US5187784(A) 申请公布日期 1993.02.16
申请号 US19890297353 申请日期 1989.01.13
申请人 VLSI TECHNOLOGY, INC. 发明人 ROWSON, JAMES A.
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址