CELLSTRUKTURERAD DIGITAL MULTIPLICERARE MED HALVSYSTOLISK UPPBYGGNAD

摘要

A digital multiplier which has cells arranged in a plurality of rows and columns wherein the rows are assigned to different groups of partial product bits. Sum paths and carry paths are provided which connect the individual cells to each other and at their ends emit signals from which the product bits are formed. The multiplicand bits are stored intermediately together with the sum and carry signals formed in a row and are simultaneously forwarded to the next row in accordance with a pipelining process. It is desired to obtained the least possible delay in feeding a multiplier bit into all the cells of a row so as to achieve short range transit time of the signals between the output of two consecutive rows and this is achieved with a logic link element which is used to form a partial product bit which is contained in a cell which proceeds the row and in which this partial product bit is added to sum signals and carry signals. One of the cells of the following row contains a full adder which is connected to the output of the logic link with a connection line which is provided with a shift register stage. The invention can be used for integrated circuit for digital data processing.