发明名称 MULTIPLE PROCESSOR AND TIME MANAGING DEVICE THEREFOR
摘要 <p>PURPOSE:To prevent the time difference between respective processors and time lag by the delay of a processing in a multiple processor. CONSTITUTION:By the input part 21 of a time managing device 20, time request signals from respective processors 11, 12, 13... are received via individual signal lines 16, 17, 18... and are notified to a reading part 25. The reading part 25 reads the time data for the time notified from the input part 21 from a clock circuit 24 and stores the data in a storage part 26. The time data stored in the storage part 26 is outputted to an output part 23 while conforming with the operation state of the output part 23. The output part 23 outputs the time data to a request origin processor notified by the input part 21 via common bus 10.</p>
申请公布号 JPH0527869(A) 申请公布日期 1993.02.05
申请号 JP19910182276 申请日期 1991.07.23
申请人 NEC ENG LTD 发明人 SAIKAWA TOSHIYUKI
分类号 G06F1/14;G06F11/30 主分类号 G06F1/14
代理机构 代理人
主权项
地址