发明名称 CELL PHASE CHANGE CIRCUIT
摘要 <p>PURPOSE:To automatically recover trouble after release of an input condition even at the time of abnormal write or read and to prevent the loss of cells to minimize an influence of trouble. CONSTITUTION:Input data 10 and a write-pulse 12 are written in a FIFO 1, and its contents are outputted by a read permission signal 30. The output of the FIFO 1 and a read pulse 21 are written in a register 230. A read control means 200 gives the read permission signal 30 to the FIFO 1 and the register 230 based on a read clock signal 21, a read pulse 22, a write pulse 24, and the read pulse held in the register 230 and gives a control signal 25 to a selector 210 to selectively output output data 20.</p>
申请公布号 JPH0514394(A) 申请公布日期 1993.01.22
申请号 JP19910165830 申请日期 1991.07.05
申请人 NEC CORP;NEC COMMUN SYST LTD 发明人 SUZUKI TOSHIO;HAYASHI KATSUO
分类号 H04L7/00;H04L12/28;H04Q3/00 主分类号 H04L7/00
代理机构 代理人
主权项
地址