| 摘要 |
<p>A switching circuit (8) switches operation states between a state in which m consecutive bit data of an M-sequence reception code having a period (2<m> - 1), which is input to a measurement terminal (7), are set in a feedback shift register (FSR) (9), and a state in which the FSR (9) is set in a closed-loop state to be set in a self-running state. A synchronization detection comparator (10) sequentially compares each bit data output from the FSR (9) in a self-running state with corresponding bit data of the reception code. On the basis of the comparison result from the synchronization detection comparator (10), a control section (15) determines that the bit data output from the FSR (9) are a reference code, or outputs a command to the FSR (9) through the switching circuit (8) to fetch the m bit data again. A storage circuit (18) stores consecutive bit data of the reception code which are input before the control section determines that the bit data are the reference code, and outputs the stored bit data upon delaying them by a predetermined period of time. A bit error detection comparator (19) sequentially compares the bit data of the delayed reception code output from the storage circuit (18) with the bit data output from the FSR (9) and determined as the reference code. <IMAGE></p> |
