发明名称 |
Integrated circuit memory device. |
摘要 |
<p>A dual-port memory device provides for a memory array which is divided approximately in half. Between the two halves of the array, a bit line crossover scheme is provided which minimizes stray capacitance and cross-coupling capacitance between bit lines for the two different ports. A bit line layout plan which minimizes such capacitances causes the data for one of the ports to be inverted in one-half of the array. When data from this half of the array is read or written by such port, the data being read or written must be inverted. <IMAGE></p> |
申请公布号 |
EP0523997(A1) |
申请公布日期 |
1993.01.20 |
申请号 |
EP19920306528 |
申请日期 |
1992.07.16 |
申请人 |
SGS-THOMSON MICROELECTRONICS, INC. |
发明人 |
RASTEGAR, BAHADOR |
分类号 |
G06F12/08;G11C7/00;G11C7/18;G11C8/16;G11C11/41 |
主分类号 |
G06F12/08 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|