发明名称 Selectable power of two coefficient signal combining circuit
摘要 An interpolation circuit multiplexes inputs prior to one or more additions during an interpolation operation, thereby reducing the number of components implementing the interpolation circuit. The multiplexers apply shifted inputs to adders in a sequence that produces the desired binary based interpolated values. The interpolation circuit can be used to programmably produce filter coefficients.
申请公布号 US5177698(A) 申请公布日期 1993.01.05
申请号 US19920895434 申请日期 1992.06.05
申请人 EASTMAN KODAK COMPANY 发明人 PARULSKI, KENNETH A.
分类号 G06F17/17 主分类号 G06F17/17
代理机构 代理人
主权项
地址