发明名称 VIDEO SIGNAL PROCESSOR
摘要 PURPOSE:To execute optimum image data compression without being affected by high frequency noise or a fine high frequency component even when this is superimposed to video signals. CONSTITUTION:A first activity calculation part 131 calculates activity concerning the horizontal synchronizing period of the video signal divided into blocks by a block division part 12 and holds the result as the activity corresponding to noise. A second activity calculation part 132 calculates activity concerning a valid picture period. A subtracter 133 subtracts the calculated result held in the first activity calculation part 131 from the activity calculation result of the valid picture period. Based on the calculated result of the subtracter 133, a bit distribution part 14 decides bit distribution with respect to the respective blocks according to a ratio between the activity for each block and the total activity.
申请公布号 JPH04356882(A) 申请公布日期 1992.12.10
申请号 JP19910003904 申请日期 1991.01.17
申请人 TOSHIBA CORP 发明人 YONEDA MINORU
分类号 H04N1/41;H04N5/92;H04N19/102;H04N19/115;H04N19/126;H04N19/134;H04N19/136;H04N19/14;H04N19/176;H04N19/196;H04N19/60;H04N19/625;H04N19/91 主分类号 H04N1/41
代理机构 代理人
主权项
地址