发明名称 |
GATE ARAY |
摘要 |
An improved carpeting gate array having a plurality of basic cells (9) each comprising an N channel MOS transistor (8) and a P channel MOS transistor (7) continuously arranged in row and column directions comprises a logic cell region (20) comprising a plurality of basic cells (9) continuously formed in a channel width direction (a direction intersecting with a direction in which their gate electrodes (4) of a plurality of N channel or P channel MOS transistors are continuously arranged spaced apart from each other), and an interconnection region (21) for providing interconnections to the logic cells (20) continuously formed in the channel width direction. The size in a width direction of the interconnection region is defined by the size in a channel length direction (a direction intersecting with the channel width direction) of the basic cells (9). |
申请公布号 |
KR920010436(B1) |
申请公布日期 |
1992.11.27 |
申请号 |
KR19890011807 |
申请日期 |
1989.08.18 |
申请人 |
MITSUBISHI ELECTRIC CORP. |
发明人 |
OKUNO, YOSHIHIRO;KURAMITSU, YOUICHI |
分类号 |
H01L21/822;H01L21/82;H01L23/528;H01L27/04;H01L27/118;(IPC1-7):H01L27/118 |
主分类号 |
H01L21/822 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|