发明名称 A Memory access device.
摘要 <p>A memory access device comprises: a memory unit having a plurality of independently accessible banks; a pipeline stage number setting unit for setting the number of the pipeline stages in a pipeline operation for accessing the next-to-be-accessed one of the plurality of independently accessible banks before completing an access to a currently accessed one of the plurality of independently accessible banks, so that banks whose number is not more than the number of the plurality of banks are accessed; a unit for generating an address of the next-to-be-accessed one of the plurality of independently accessible banks and for switching a bank from the currently used one of the plurality of independently accessible banks to the next-to-be-accessed one of the plurality of independently accessible banks in accordance with the number of the pipeline stages set by the pipeline stage number setting unit. &lt;IMAGE&gt;</p>
申请公布号 EP0515165(A1) 申请公布日期 1992.11.25
申请号 EP19920304564 申请日期 1992.05.20
申请人 FUJITSU LIMITED 发明人 IINO, HIDEYUKI;TAKAHASHI, HIROMASA
分类号 G06F12/06;G06F13/16 主分类号 G06F12/06
代理机构 代理人
主权项
地址