| 摘要 |
A compact SRAM memory cell employs two invertor areas longitudinally offset along a longitudinal axis and having transistor gates interdigitated, with a gate electrode of one invertor extending perpendicular to the longitudinal axis to make contact with the output node of the other invertor. Adjacent cells are related by a 180 DEG rotation through a transverse edge and a reflection through a longitudinal edge.
|
