发明名称 CIRCUIT TO SELECTIVELY PROCESS DIP SWITCHES ONTO BUS LINES
摘要 A circuit to selectively process dip switches onto bus lines in a computer or device utilizing digital logic circuits wherein the dip switches are operably connected to a changeable source of digital signals so that upon command at desired times, the output of the dip switches connected to the bus lines may be reversed. Such a circuit consists of connecting the dip switches on one side to the bus lines and the other side through a current limiting resistor to the output of a logic circuit such as a NAND gate or other circuit which constantly outputs a digital signal. The input then to this logic circuit may be changed as desired to reverse the logic circuit output and thus the output of the dip switches. If desired, in place of the NAND gate output, the current limiting resistor may be grounded or connected to digital "1" in which case a constant digital signal is outputted to the bus lines upon dip switch closure.
申请公布号 US5159209(A) 申请公布日期 1992.10.27
申请号 US19910684328 申请日期 1991.04.12
申请人 ARTISOFT, INC. 发明人 GLEESON, III, WILLIAM J.
分类号 G06F13/40;H03K19/177 主分类号 G06F13/40
代理机构 代理人
主权项
地址