Sense amplifier with latch

摘要

A memory sense amplifier with a latch circuit is provided. The combination of a sense amplifier and a latch circuit allows for increased speed operation and minimum space requirements on an integrated circuit. The memory sense amplifier receives complementary input logic signals that are typically from a memory cell and provides latched complementary output logic signals in response to the voltage levels of the complementary input logic signals.