| 摘要 |
The circuit extracts bi-phase data signal by detecting only effetive edge. The circuit generates edge-detect disable signal during a certain time after when an edge is detects and treats the edges detected during the edge dectet disable period as unusable edge. The circuit includes an edge detector (100) for detecting rising or falling edge of bi-phase data signal, a data detecting and counter control unit (200) for detecting data (SD) according to rising or falling edge signal and for generating count control signal when an edge detect signal is generated, a counter (401) for counting edge detect disable period, an edge detect disable signal generator (402) for generating edge detect disable signal (S6), and an effective edge detector (405) for detecting effective edge.
|
