摘要 |
A semiconductor memory includes a writing circuit for dividing data continuously supplied to a serial data input circuit into a plurality of bits, a serial data output circuit for continuously providing data read out a plurality of bits a a time by a reading circuit, a memory cell array including a column decoder and a row decoder, column and row address buffers for instructing addresses for a plurality of bits at a time to the respective column and row decoders, an address generator, and a circuit provided between the address generator and column decoder and including a read column address generator, a write column address generator and a column address control circuit for switching read and write column address generated from the read and write column address generators, wherein address identity data are simultaneously inputted and outputted through switching of internal column addresses for reading and writing.
|