摘要 |
An adder-subtracter for signed absolute values wherein two inputs of signed absolute values are operated with circuits based on the two's complement representation and the operated on result is output in the form of signed absolute value. The adder-subtracter executes two kinds of a subtractive operations for inputs in the form of signed absolute values in parallel. One of the operated results should then be selected according to the sign of the subtracted result, and inverted to be output depending on the sign so as to obtain a subtractive result directly in the form of a signed absolute value.
|