摘要 |
A system for refreshing dynamic random access memory that does not request the bus from the CPU prior to performing a refresh operation. The system initiates a refresh operation when the end of a CPU bus cycle is signalled and stores status and address data if the CPU initiates a new CPU bus cycle prior to the completion of the refresh operation.
|