发明名称 BIT SYNCHRONIZATION SYSTEM
摘要 <p>PURPOSE:To take synchronization of a transmission signal correctly even when distortion takes place in a transmission signal by taking the synchronization of a reception clock signal again even against bit synchronization deviation in a window after the synchronization of the reception clock signal is established. CONSTITUTION:A window mask circuit 36 decides whether or not a window is valid and when the synchronization is not established, the window is masked to generate a reception clock signal S37 by using an edge detection signal S34. After the establishment of synchronization, the window is made effective and the signal S37 is generated by using window signals S35, S34. Thus, transmission distortion takes place just after the start of transmission while the synchronization is not established, the signal S37 is generated without being affected by the signal S35. On the other hand, even when bit deviation is large before the establishment of synchronization, since the signal S35 is valid after the establishment of synchronization, the phase is not locked as it is without being almost affected to the phase in which the synchronization is taken at first.</p>
申请公布号 JPH04259137(A) 申请公布日期 1992.09.14
申请号 JP19910021164 申请日期 1991.02.14
申请人 TOSHIBA CORP 发明人 GUNJI MICHIYO
分类号 H04L7/08 主分类号 H04L7/08
代理机构 代理人
主权项
地址