| 摘要 |
The main switching circuit (10) contains a bank of FET flip-flops (1-10) each comprising two diodes (11, 12), four resistors (13) and two FETs (14, 15) configured so that a transistor (14) conducts when the applied gate voltage is high, while another transistor (15) conducts when the applied gate voltage is low. When a pulse is applied to the impulse control circuit clocking line (q), the flip-flop (21) and associated AND (22) and NOT (23) gates provide alternate pulses on the AND gate output lines. If the initial flip-flop (1) of the main switching circuit is in a high state and a pulse is received by the gate of transistor (16), the gate of the other transistor (14) is made high via a diode (11), enabling the latter transistor (14) to conduct, connecting point (e) to the zero volt line (d). This causes the first transistor (15) to conduct, raising point (f) to a high state, thus changing the state of the flip-flop and enabling the circuit to count in Modulo-10. ADVANTAGE - Uses no current in quiescent state.
|
