发明名称 LOCKOUT PREVENTIVE CIRCUIT
摘要 PURPOSE: To obtain a lockout blocking circuit to be a delay circuit capable of blocking the lockout of a microcomputer system and excluding the unnecessary interruption of power to the system. CONSTITUTION: The delay circuit is driven by a power supply in the system, and at the time of receiving instructions 41, 42 related to power disturbance and the state of a system switch generated in the power supply, blocks the transfer of adjusted DC voltage to be sent to the microcomputer and attachments. Since the circuit selectively delays the reproduction of the DC voltage adjusted up to a level required for the operation of the system after the end of the instructions 41, 42, the reset of the attachments is always required when the microcomputer is reset, so that the generation of lockout in the rebooting process of the system can be stopped. The circuit is driven in response to plural DC power supply voltage instructions including at least an instruction for distinguishing the validity/invalidity of an AC source power state and an instruction for distinguishing the ON/OFF state of a manual system power switch.
申请公布号 JPH04236618(A) 申请公布日期 1992.08.25
申请号 JP19910159339 申请日期 1991.07.01
申请人 INTERNATL BUSINESS MACH CORP <IBM> 发明人 DEEBITSUTO JIYOSEFU ARAADO;SARUBUATOORE RICHIYAADO RIJIO JIYUNIAA
分类号 G06F1/24;G06F1/26;G06F1/28;G06F1/30;H02H3/00;H02J9/06 主分类号 G06F1/24
代理机构 代理人
主权项
地址