Process for the preparation of the connection of one of several data processor devices to a centrally synchronized multiple line system

摘要

A multiple processor network with a centrally synchronized bus in which a processor desiring to be on line sends a request signal via the bus to an arbiter which generates an allocation signal.