发明名称 MEMORY ACCESS CONTROL SYSTEM
摘要 PURPOSE:To decrease overhead of a memory, by identifying the difference of a readout memory module from a waite-in one at swap operation, making write-in operation after the readout if they are same, and overlapping the readout and write- in if they are different. CONSTITUTION:In swap operation where readout and write-in are continuously made, if the readout and write-in memory modules are the same, the start signal CMGO from CPU is fed to the memory to start the readout. At the same time, the busy signal is ON and the time required for readout is set to the counter. When the value of counter is zero, readout is finished. The time required for write-in is also set in the counter to start write-in, and when the counter is zero, the swap operation is finished. If the modules are different from each other, the set value to the counter is controlled with the counter control signal to overlap readout and write-in.
申请公布号 JPS56114185(A) 申请公布日期 1981.09.08
申请号 JP19800017383 申请日期 1980.02.14
申请人 FUJITSU LTD 发明人 OKAMOTO SHIGEKI;TSUNODA HARUHIKO
分类号 G06F12/08;G06F12/06;G06F13/16 主分类号 G06F12/08
代理机构 代理人
主权项
地址