发明名称 SEMICONDUCTOR MEMORY
摘要 PURPOSE:To improve remarkably the efficiency of burn-in and apply stably the stress of voltage like DC to a word line part by applying simultaneously voltage stress to all word lines or word lines more than the number of the lines selected in the time of usual operation through a word line driving circuit in the time of a voltage stress test, in view of circumstances peculiar to DRAM to wish to make positively the object of screening the cell transistor, to the gate of which a boosted voltage is applied. CONSTITUTION:A DRAM includes a control circuit to control so that a word line driving circuit selects lines more than the lines selected according to the input of an outer address signal in the time of usual operation, on the basis of the control signal of a stress test. A PMOS transistor is used to the transistor for driving the word line of a high potential side where a cell transistor is a NMOS transistor, the gate of this PMOS transistor is fixed into the earth potential in the time of the stress test, and its gate node is stably kept.
申请公布号 JPH04225182(A) 申请公布日期 1992.08.14
申请号 JP19900418371 申请日期 1990.12.26
申请人 TOSHIBA CORP 发明人 OKAMURA JUNICHI;FURUYAMA TORU
分类号 G01R31/28;G01R31/30;G11C8/12;G11C11/401;G11C11/407;G11C11/408;G11C29/00;G11C29/06;G11C29/34;G11C29/50;H01L21/66;H01L21/8242;H01L27/10;H01L27/108 主分类号 G01R31/28
代理机构 代理人
主权项
地址