发明名称 |
Delay test coverage enhancement for logic circuitry employing level sensitive scan design. |
摘要 |
<p>By selectively associating output signal lines with logic circuit input signal lines, it is possible to produce a combination logic circuit and latch string in which no pair of adjacent latches is connected to the same cone of logic in the logic circuit. This provides greatly improved capabilities for delay or AC circuit test with respect to the independence of test pairs of excitation data. The objective may also be achieved in whole or in part through the use of dummy latch elements which do not feed any logic circuit input signal lines. <IMAGE></p> |
申请公布号 |
EP0498191(A1) |
申请公布日期 |
1992.08.12 |
申请号 |
EP19920100738 |
申请日期 |
1992.01.17 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
BERRY, ROBERT WALTER, JR.;SAVIR, JACOB |
分类号 |
G01R31/317;G01R31/28;G01R31/30;G01R31/3185 |
主分类号 |
G01R31/317 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|