Semiconductor memory device having a sensitivity controllable sense amplifier circuit

摘要

A semiconductor memory device includes a sense amplifier circuit which includes a load circuit. The impedance of the load circuit is adjustable by a bias voltage. The bias voltage is generated by a bias circuit which also controls a bit line initial potential.