摘要 |
An output circuit capable of limiting an output current from a BiMOS semiconductor integrated circuit without adversely affecting an operational speed includes a plurality of bipolar transistors connected to form a Darlington circuit and at least one field effect transistor which can be either a P-channel or an N-channel transistor. The circuit is capable of removing rise current limitations of the bipolar transistors in the Darlington circuit during a normal operation by using a single MOS transistor to provide a branch circuit for the Darlington circuit, which limits the output current of the circuit under the specific condition that it provides a high level output and its output terminal is short-circuited to the ground.
|