发明名称 |
PLL using asynchronously resettable divider to reduce lock time |
摘要 |
An asynchronously resettable counter/divider (25) in a phase-locked loop (PLL) for a frequency synthesizer (12) reduces the lock-up time for the PLL by resetting the resettable counter/divider when the phase difference between the output signal from a VCO (20, 21) and a low frequency reference signal (30) exceeds a predetermined value.
|
申请公布号 |
US5132642(A) |
申请公布日期 |
1992.07.21 |
申请号 |
US19910771593 |
申请日期 |
1991.10.04 |
申请人 |
MOTOROLA, INC. |
发明人 |
BUSH, HARRY D.;WEBER, PAUL J. |
分类号 |
H03J1/00;H03K5/26;H03K21/38;H03K23/66;H03L7/089;H03L7/191;H03L7/193;H03L7/199 |
主分类号 |
H03J1/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|