发明名称 PREVENTING OF VIA POISONING BY GLOW DISCHARGE INDUCED DESORPTION
摘要 <p>A method of fabricating multilevel semiconductor wafers including a spin-on glass planarization layer is described. Prior to sputtering of the interconnect layer and after application of the spin-on glass layer, the wafer is exposed to an intense glow discharge in such a way that it is bombarded in at least a partial vacuum with ions and/or electrons and/or photons while at a temperature that is between 400 °C and 550 °C and that is at least 25 °C higher than the temperature to which the wafer is to be subjected during the subsequent sputtering step. In this way undesirable molecules can be desorbed from the spin-on glass layer so that they do not interfere with the subsequent sputtering step.</p>
申请公布号 WO1992011653(A1) 申请公布日期 1992.07.09
申请号 CA1991000448 申请日期 1991.12.18
申请人 发明人
分类号 主分类号
代理机构 代理人
主权项
地址