Error detection and correction memory system.

摘要

Two or more memory arrays (31,32) are coupled to two or more error detection and correction (EDAC) circuits (33,34). Each memory array has a plurality of memory devices each having a plurality of outputs. The outputs of each memory are divided among the EDACs such that no more than two outputs from a single memory device are coupled to a single EDAC. <IMAGE>