发明名称
摘要 A static memory cell including a pair of field-effect transistors, characterized by the provision of highly dielectric layers in combination with the field-effect transistors, wherein each of the highly dielectric layers is located directly on a polysilicon gate electrode layer formed on a silicon dioxide insulating layer bridging the channel region of each of the field-effect transistors. The gate electrode layer of one field-effect transistor is held in direct contact with the drain region of the other field-effect transistor and the two highly dielectric layers are covered with a polysilicon conductive layer electrically connected to a supply voltage source so that each field-effect transistor has its drain region connected to the supply voltage source through one dielectric layer and its gate electrode layer connected to the voltage source through the other dielectric layer. The provision of the highly dielectric layers is useful for precluding the memory cell from inviting a soft error during use of the memory cell as would otherwise be caused by alpha radiation and thus guarantee stabilized performance of the memory cell.
申请公布号 JPH0438146(B2) 申请公布日期 1992.06.23
申请号 JP19840249296 申请日期 1984.11.26
申请人 NIPPON TEKISASU INSUTSURUMENTSU KK 发明人 HASHIMOTO SEIJI
分类号 H01L27/04;H01L21/822;H01L21/8244;H01L27/10;H01L27/11 主分类号 H01L27/04
代理机构 代理人
主权项
地址
您可能感兴趣的专利