发明名称 Automatic wiring method for semiconductor integrated circuit devices
摘要 A computer-assisted automatic wiring method is presented for logic LSI substrates wherein channel boundary terminals are defined on the boundary line of the first and second channels forming a T-shaped crossing region between the function blocks arranged on a substrate after global wiring process. These channel boundary terminals are roughly divided into the first and second terminal groups there may remain channel boundary terminals which do not belong to any one of the groups. The first terminal group includes terminals intersecting wirings which tend to run along the first direction in the second channel, which corresponds to a top bar of the letter "T". The second terminal group includes terminals intersecting wirings which have tend to run along the second direction opposite to the first direction in said second channel. A pair of channel boundary terminals is sequentially selected from the first and second groups. Typically, the same wiring track is assigned to two wirings associated with the selected each pair of terminals in the second channel.
申请公布号 US5124273(A) 申请公布日期 1992.06.23
申请号 US19910691613 申请日期 1991.02.27
申请人 KABUSHIKI KAISHA TOSHIBA 发明人 MINAMI, FUMIHIRO
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址