发明名称 CLOCK INTERRUPTION DETECTING CIRCUIT FOR DEVICE GROUP
摘要 <p>PURPOSE:To detect a clock interruption even if it is generated in plural devices coaxially by supplying a clock from an oscillator provided on the device instead to the device of a downstream side when the clock interruption is generated in the device of an upperstream side. CONSTITUTION:When the clock interruption is generated in a device 106, and a clock is not inputted to a multi-vibrator 101, the multi-vibrator is not triggered and a high-level clock interruption detecting signal is outputted to a control part 102 and a clock transmission circuit 109. The clock transmission circuit 109 outputs the clock of a frequency f1 outputted from an oscillator 108 by this to an output terminal 106b. Since this clock is applied through the input terminal 107a of a device 107 to a multi-vibrator 113, the multi-vibrator 113 is triggered, therefore the clock interruption detecting signal is not outputted. Next, when the clock interruption is generated in the device 107, the multi-vibrator 113 outputs the high-level clock interruption detecting signal to the control part 102 and an OR circuit 112.</p>
申请公布号 JPH04165812(A) 申请公布日期 1992.06.11
申请号 JP19900292801 申请日期 1990.10.30
申请人 NEC CORP 发明人 IWASE RYOICHI
分类号 H03K5/19;G06F1/04;H04B3/46;H04L7/00 主分类号 H03K5/19
代理机构 代理人
主权项
地址
您可能感兴趣的专利